Introduction
FinFETs have been demonstrated on SOI wafers until recently [1] ~ [3] . However, since the beginning of this year, FinFETs fabricated on bulk Si wafers have been reported [4] ~ [6] . This body-tied FinFET (we call Ω MOSFET because its body shape resembles the Greek letter Ω) has advantages over SOI FinFET such as lower wafer price and defect density, superior heat dissipation characteristic, and elimination of the floating body effect.
In order for the Ω MOSFET to be used in the high speed applications (for example SRAM), threshold voltages (V TH ) in both scaled NMOS and PMOS devices need to be controlled carefully because the V TH depends on the body doping and geometry. We changed N-LDD halo ion implantation dose for NMOS, and V TH adjustment and P-LDD ion implantation doses for PMOS. The effect of the implantation condition on the transistor characteristics is investigated. Processes to fabricate the device are explained briefly as follows. After photo-lithography for active layer (body), trenches were etched with the depth of 400 nm. The photoresist was ashed away and thermal oxidation with the thickness of 40 nm was carried out. The thermal oxide was completely etched in a diluted HF solution, leaving thin fins standing vertically in which the channel and the source/drain (S/D) are formed.
Experimental
Growth of 10 nm thermal oxide was followed by SiN layer deposition with the thickness of 50 nm. Then, a layer of CVD SiO 2 was deposited to fill the trenches up. CMP was performed until the SiN layer was exposed. Top portion of the SiN layer was etched in a phosphoric acid solution down to 60 nm below the top of the fin body.
Sacrificial oxide was grown and followed by ion implantation steps for well formation, isolation punch-through stopping, channel punch-through stopping, and channel V TH adjustment. After removing the thermal SiO 2 , 1.8 nm thick gate SiO 2 were grown. Subsequently, a poly-Si (200 nm) layer was deposited.
Gate electrodes were patterned also by using the 100 nm design-ruled KrF photo-lithography and etching step ( Fig. 1 (a) ). After ion implantations for LDD and halo, 60 nm thick SiN spacer was formed ( Fig. 1 (b) ), and also ion implantations were performed to dope gate and source/drain regions. Co silicidation process was adopted. Contact and W metallization processes were performed to interconnect the devices.
Results and Discussion
Si Substrate As shown in Fig. 3 , although the DIBL characteristic of the Ω NMOSFET is superior to that of the conventional 40 nm width planar NMOSFET, the V TH shifts toward the low value due to thin body, which leads to high off-current. It seems that the control of boron halo ion implantation dose is one of solutions. In Fig. 4 (a) , 50 mV of V TH increase was obtained with 1x10 13 /cm 2 and the SS was also improved (Fig. 4 (c) ).
Similar results were observed in the Ω PMOSFETs. However, while showing superior DIBL and SS characteristics with the Ω PMOSFET, V TH itself stays at nearly the same level as that of conventional PMOSFET, resulting in lower off-current characteristic as shown in Fig.  5 . In the case of without P-LDD ion implantation, PMOS V TH (absolute value) was increased by 40 mV, but 30 % current reduction was observed as shown in Fig. 6 (d) . V TH adjustment ion implantation has no significant effect on V TH mainly due to low implantation dose (Fig. 6 (a) ). 
Conclusion
Device characteristics of the Ω MOSFETs have been characterized with halo dose for NMOSFET and P-LDD dose for PMOSFET. It was shown that the V TH adjustment could possibly be achieved.
